

RECEIVED  
CENTRAL FAX CENTER  
FEB 10 2005

Practitioner's Docket No. MI22-878

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Luan C. Tran

Application No.: 09/388,857  
Filed: 09/01/99

Group No.: 2813  
Examiner: L. Schillinger

For: Semiconductor Processing Methods of Forming Transistors, Semiconductor Processing Methods of Forming Dynamic Random Access Memory Circuitry, and Related Integrated Circuitry

Commissioner for Patents  
Washington, D.C. 20231


CERTIFICATION OF FACSIMILE TRANSMISSION

I hereby certify that the following papers are being facsimile transmitted to the Patent and Trademark Office at (703) 872-9306 on the date shown below:

Facsimile Transmittal  
Supplemental Information Disclosure Statement  
PTO-Form 1449 and I cited reference

2/10/05  
Date

Robin Saldivia

  
Signature

Total Pages 6

PRIOR TO THE FIRST OFFICE ACTION AFTER THE FILING OF AN RCE,  
THEREFORE NO FEE REQUIRED.

(Certification of Facsimile Transmission--page 1 of 1)

RECEIVED  
CENTRAL EXAMINER  
FEB 10 2005

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No. . . . . 09/388,857  
 Filing Date . . . . . September 1, 1999  
 Inventor . . . . . Luan C. Tran  
 Assignee . . . . . Micron Technology, Inc.  
 Group Art Unit . . . . . 2813  
 Examiner . . . . . L. Schillinger  
 Attorney's Docket No. . . . . MI22-2377  
 Customer No. . . . . 021567

Title: Semiconductor Processing Methods of Forming Transistors, Semiconductor Processing Methods of Forming Dynamic Random Access Memory Circuitry, and Related Integrated Circuitry

## SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

References - - See attached Form PTO-1449


The attached Form PTO-1449 is submitted in compliance with 37 C.F.R. §§ 1.56. Pursuant to Federal Register Vol. 69, No. 182, pg. 56542 (September 21, 2004), no copies of any cited U.S. patents or U.S. published applications are included herewith. Copies of all other cited art references are attached. No admission is made regarding whether all the submitted references are prior art.

This Supplemental Information Disclosure Statement is being filed before the mailing of a first Office Action after the filing of an RCE, therefore, no fee is believed to be required. However, in the event that a fee is required for filing this Supplemental Information Disclosure Statement, please charge the fee specified under 37 C.F.R. §1.17(p) to Deposit Account No. 23-0925. Please credit Deposit Account No. 23-0925 with any overpayment of the above fee.

Citation of these references is respectfully requested.

Respectfully submitted,

Date: 2-10-05

  
 D. Brent Kenady  
 Reg. No. 40,045

Form PTO-1449		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY. DOCKET NO. M122-878	SERIAL NO. 09/388,837
LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)				APPLICANT Luan C. Tran	
				FILING DATE September 1, 1999	GROUP 2813

U.S. PATENT DOCUMENTS							
*Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate	
	AA						
	AB						
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						
	AI						
	AJ						
	AK						

FOREIGN PATENT DOCUMENTS							
Document Number	Date	Country	Class	Subclass	Translation		
					Yes	No	
AL							
AM							
AN							
AO							
AP							

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)		
AR		Van Zant, Peter, "Microchip Fabrication - Third Edition," ©1997, page 332.
AS		
AT		

EXAMINER	DATE CONSIDERED
----------	-----------------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.